Abstract-This paper proposes a digitally implemented charge control for LLC resonant converters. By analyzing the small-signal characteristics of the resonant capacitor, it is revealed that the resonant capacitor has exactly the same functionality as a resettable integrator in the charge control for a PWM converter. Based on the analyzed results, the proposed charge control is implemented simply by sensing the voltage across the resonant capacitor in a switching period. The proposed method features simple implementation with resistive voltage divider and suitability for digital control as well as good performance as other multiloop controls have. The design guideline for the charge controller is given based on the loop gain analysis. Finally, the operation and performance of the proposed method are verified with a 240-W LLC resonant converter. 
due to high efficiency and high power density. The multiresonance operation of LLC resonant converter gives benefits to the characteristics of the power stage such as high voltage gain and soft switching ability for primary-and secondary-side devices. However, it simultaneously makes small-signal transfer functions change with the operating conditions, resulting in difficulties for the controller design, and optimization of the dynamic performance on typically used voltage-mode controllers (VMCs) [8] , [9] .
To address this issue, multiloop controls have been proposed by several researchers. In [10] [11] [12] [13] of average current control, the resonant current is filtered to the average value and the inner current loop is constructed to improve the small-signal characteristics of power stage. Although it provides better performance than VMC, cutoff frequency of low pass filter is set below half of lowest switching frequency, resulting in degraded current loop performance. Also, current transformer adds the complexity of the implementation. Tang et al. [14] demonstrate the possibility of charge control being applied to the resonant converters and it is adopted to the LLC resonant converters [15] , [16] . In [15] , bang-bang charge control which utilizes the voltages across resonant capacitor at every turn OFF instant of the upper and lower gates significantly improves the dynamic performance of the converter. For implementation, producing the gate signals with resonant voltage additionally requires precise analog circuit for cycle-by-cycle operation and makes full digital control structure hard to be implemented. Choi [16] shows another form of charge current control where upper threshold level of voltage controlled oscillator is modified by integrating the switch current. Current transformer and resettable integrator for integration of the switch current add complexity of the implementation and slope compensation should be added properly for stable operation at light load condition. On a different note, a simplified optimal trajectory control in [17] is successfully applied to the LLC resonant converter. The operation principle is similar to the load current feedforward control, so that optimal dynamic performance can be achieved. Nevertheless, the accuracy is limited around the resonant frequency, thus the design and optimization of the linear controller are still important.
Digital controller gradually replaces the position of analog controller with the advantages of noise immunity, flexibility, and advanced functionality. Although the aforementioned multiloop controls achieve good performance, they do not satisfy the simple implementation and digital control ability simultaneously. Thus, in this paper, we propose a digitally implemented charge control for the LLC resonant converter that features good performance, simple implementation with resistive voltage divider, and suitability for digital controller. By analyzing the smallsignal characteristics of the resonant capacitor, it is revealed that the resonant capacitor has exactly the same functionality as a resettable integrator [16] in the charge control for PWM converters [18] . As a result, the charge control in the proposed method is implemented simply by sampling the voltage across the resonant capacitor in a switching period. Accordingly, the proposed method is suitable for digital implementation and resonant voltage does not need to be processed through additional logic circuits. Furthermore, similar to other multiloop controls, the inner charge loop eliminates the second-order behavior and variation of the small-signal transfer function according to operating conditions, which facilitates the controller design in the voltage loop.
The remaining sections are organized as follows: Section II analyzes the small-signal model of resonant capacitor and describes the principle of the proposed control method. In Section III, loop-gain analysis is performed and design guideline for charge controller is given. Section IV experimentally proves the operation and performance of the proposed method, and in Section V the conclusion is drawn. 
II. PROPOSED CHARGE CONTROL

A. Small-Signal Model of Resonant Capacitor
From the simplified describing function model of resonant capacitor [19] [20] [21] , the small-signal circuit of the resonant 
andω s indicates the small-signal perturbation of dc angular switching frequency Ω s . Note that in this paper, the results of Fig. 2 are utilized and the detailed derivation can be referred to [19] [20] [21] . From Fig. 2 , the small-signal resonant voltage is induced as follows:v
In (2), we first considerω s = 0 case. Consequently, by substituting (1) into (2), the resonant voltage is calculated as follows:
The magnitude of resonant voltage is expressed as follows: and perturbing (4) giveŝ
The steady state equations of resonant voltage and resonant current are expressed [19] as follows:
and, by substituting (3) and (6) into (5), the small-signal expression of the resonant voltage is obtained as follows:
To simplify (7), we explore the steady state waveforms of resonant voltage and resonant current as shown in Fig. 3(a) . If the fundamental component of v ab is assumed to be sine, then I s transfers the real power. This is graphically depicted in Fig. 3(b) where the magnitude of I s is larger than that of I c . As a result, the following approximation can be made as:
With regard to the latter term of (7), although the ratio of I c to I s is less than unity, if the frequency is confined to the typical control bandwidth which is far below the switching frequency, we can approximate it as follows:
Based on (8) and (9), (7) can be simplified aŝ
As the magnitude of resonant current and its small-signal expression can be similarly derived as in (4) and (5), (10) is finally rearranged asv
For the verification of (11), the time domain simulation results are extracted in Fig. 4 where the small-signal bode plot of v cr and i r is drawn with respect to f s . It shows that (11) has good agreement with the extracted results of Fig. 4 .
From the point of view of resonant capacitor model, the result of (11) is quite interesting in that the magnitude difference only exists between the resonant voltage and resonant current. This can be interpreted from the power transfer characteristics of resonant converter. The power transfer in a resonant converter follows the envelope curve of a resonant current. The envelope curve is related to the total system response influenced by output capacitance. Since the switching frequency operates around the resonant frequency determined by resonant capacitance, the envelope curve frequency is much smaller than the switching frequency. As a result, 90
• phase leading or lagging in a switching period can be ignored in the period of envelope curve. So, it is concluded that the resonant voltage share the same phase characteristics with the resonant current. Based on this reason, the result of (11) by the assumption ofω s = 0 can be extended to the general case ofω s = 0.
Meanwhile, (11) can be observed in the charge control for PWM converters [18] . In [18] , the switch current to capacitor voltage gain R s , corresponding to the (11) , is expressed as follows:
where D is duty, T s is switching period, and C T is an external capacitor utilized as a resettable integrator. By comparing (11) and (12), the resonant capacitor is found to perform similar functionality as the resettable integrator in charge control for PWM converters. In other words, it is possible to construct the charge control in a resonant converter by sampling the magnitude of resonant voltage in a switching period. In addition, due to the sampling requirement of the proposed method, it is naturally suitable for digital implementation. The operation waveforms of the proposed method are shown in Fig. 6 . At turn OFF of Q 1 , v cr is sampled. In the light-load operation, the resonant current has triangular waveforms. As a result, the resonant voltage at the sampling point is near the half of input voltage. When the load increases, the resonant current becomes sinusoidal. Accordingly, at the sampling instant, the resonant voltage becomes larger along with the load level. The simulation result in Fig. 7 shows the waveform of boundary at commercial solution with VMC. Also, it is worth noting that the proposed charge control method operates stably from full-load to light-load without further modification as observed in Fig. 7 while the light-load operation of the previous charge controls in [15] and [16] requires careful consideration with modified control block and slope compensation, respectively. Table I shows the specification and parameters. Power stage parameters are selected with proper margin for voltage gain and ZVS achievement. The operating frequency at maximum input voltage is around the resonant frequency. 
B. Proposed Charge Control Method
III. LOOP GAIN ANALYSIS
G DC , Q p /ω p and L e are dc gain of G v f , quality factor/double pole frequency of characteristics equation, and effective inductance, respectively. The derivation and definition of these parameters are in detail described in [20] . The sampling and computation period are assumed to be switching period. ω ii and ω z i the gain and zero of charge compensator, respectively.
A. Charge Loop Gain, T i
The charge loop gain T i in (14) is closely related to the stability and performance of the charge loop
Considering the shape of G cf , PI controller is sufficient for H i . Fig. 9 shows a set of T i with ω ii as a running parameter from 2500 (rad/s) and ω z i as 6283 (rad/s).
B. Control-to-Output Voltage Gain
From Fig. 8 , the following equations are derived:
As will be discussed, ω z i is placed below ω p to boost the phase. So at s > ω p , H i and G cf can be approximated as follows:
By substituting (16) into (15) and rearranging the equation, is obtained. Then, the control-to-output voltage gain iŝ
Meanwhile, following Ridley's derivation [22] , the term H sam H d in (18) can be approximated as follows:
Define the double pole function F h (s) and replace the last term of right side in (19) 
where double pole ω n is the same as (19) and Q h is the damping factor. By inserting (19) into (20) and comparing s-term, it can be arranged as follows:
and Q h is calculated as
Equation (22) can be used to predict the charge loop instability. When Q h is large, the peaking of F h (s) is large. At 300 V input voltage, Fig. 10(a) shows a set of (ω ii , Q h ) with (ω ii , 1), (2ω ii , −3.47), and (4ω ii , −1.07) . As a result of (22) , the two functions other than Q h = 1 show double pole peaking around half of ω n . Also, at 340 V input voltage, Fig. 10(b) shows a set of (ω ii , Q h ) with (ω ii , 0.17), (4ω ii , 3.58), and (10ω ii , −1.2). Likewise, when Q h = 0.17, the transfer function has no stability issues while the other two cases show double pole peaking around half of ω n .
It should be also noted that the maximum value of ω ii depends on the operating conditions. As switching frequency decreases, the maximum value of ω ii also decreases along with (22) . Thus, the worst-case scenario for controller design corresponds to low voltage line where the switching frequency is lowest.
C. Design Guideline for Charge Compensator
The zero ω z i boosts the phase margin of T i . Thus, ω z i is placed before ω p . Usually, it can be selected [18] as follows:
According to (22) and Fig. 10 , sufficient damping factor is needed for stable loop design and choosing Q h value less than unity gives proper charge loop stability margin [18] . By letting
D. Voltage Loop Gain, T v
Voltage loop gain T v consists of
With the charge controller design, H v can be designed with a proper controller.
IV. DESIGN EXAMPLE AND CONSIDERATION
In this section, the controller designs for charge loop and voltage loop are presented based on Table I . Also, some design considerations and comparison with VMC are discussed.
A. Controller Design
For the charge controller, ω z i is set at the frequency of 1-kHz based on (23) . And then, the maximum value of ω ii at the lowest frequency is calculated as 2500 (rad/s) by (24) . Thus, with enough margin, ω ii is set at 2000 (rad/s). The bode plots of T i and control to output voltage gains are shown in Fig. 11 . Fig. 11(a) shows the 5.5-kHz bandwidth with corresponding phase margin of 43
• at 300 V input voltage and 4.3-kHz bandwidth with corresponding phase margin of 54
• at 340 V input voltage. The resulting control-to-output voltage gains are shown in Fig. 11(b) . Based on the designed charge loop results, PI controller is chosen for the voltage compensator H v which has ω iv and ω z v as gain and zero, respectively. Finally, ω iv and ω z v of the voltage controller are, respectively, set as 4000 (rad/s) and 3140 (rad/s) to provide the 4.4-kHz bandwidth with the corresponding phase margin of 73
• at 300 V input voltage and the 
4.6-kHz bandwidth with the corresponding phase margin of 50
• at 340 V input voltage. Meanwhile, as observed in Figs. 11(b) and 12(a), at 340 V input voltage T v shows slight peaking around ω p . This is caused by an insufficient charge loop gain with the small charge gain ω ii of H i . When the charge gain ω ii increases to 2.5 times greater than the original value, the peaking at 340 V input voltage disappears, as shown in Fig. 12(b) . However, it induces the instability at the 300 V input voltage as 2.5ω ii exceeds the stability boundary of (24) . In an actual converter system, the loss components in the circuits help to mitigate the peaking around ω p , thus under-damped peaking in Fig. 12(a) does not cause the problem. Nevertheless, to maximize the controller performance by solving this phenomenon, switching frequencyadaptive charge gain can be used based on Q h and switching frequency relationship in (24) , but this will not be discussed in this paper.
B. Soft Start Operation
Since the proposed method is implemented by digital controller and does not directly manipulate the state variables as [17] , frequency sweep method is suitable for soft start operation. As done in the conventional method, the converter turns ON with frequency sweep from high to low. After the output voltage reaches near the reference voltage, the operation transfers to normal operating mode.
C. Limit Cycle Oscillation
Limit cycle oscillation occurs when the voltage variation caused by minimum frequency resolution is larger than the analog-digital converter (ADC) resolution [23] . In the proposed hardware design, the voltage variation by minimum frequency resolution is similar to ADC resolution due to the low switching frequency. Therefore, limit cycle oscillation does not occur. However, when applied with high switching frequency [24] or operated at sensitive voltage gain point, this should be considered to avoid the steady state oscillation in the converter as in detail considered in [23] .
D. Comparison With VMC
Since the proposed charge control has multiloop structure, the effectiveness of the proposed method is similar to other multiloop controls [11] [12] [13] [14] [15] [16] . Fig. 13(a) and (b) compares the power plant function and voltage loop gain with the proposed method and conventional VMC, respectively. As shown in Fig. 13(a) , the power plant function with proposed method does not have double pole frequency while the power plant with VMC shows second-order system behavior. In Fig. 13(b) , type-III controller and PI controller are applied to VMC and proposed method, respectively. Although similar bandwidth and phase margin can be designed for both methods, the low-frequency characteristics are significantly different. This result is reflected to Fig. 14 where load-and line-transient simulation are performed. The load transient result shows similar undershoot voltage but much faster settling time of the proposed method over that of VMC. For line transient that adds ac voltage of 20 V amplitude and 120 Hz frequency, the proposed method maintains the constant waveform while the output voltage of VMC intensely swings due to low magnitude at the frequency of 120 Hz. In an actual system, loss components in the circuit give passive damping, which boosts the low frequency magnitude. Thus, the regulation performance is better than in Fig. 14 with VMC. Nevertheless, it is shown that the proposed method can effectively suppress the line-and load-transient over the VMC.
V. EXPERIMENTAL RESULTS
The experiment has been performed with the half-bridge LLC resonant converter. Figs. 15 and 16 show the system diagram and the implemented hardware prototype, respectively. For the full digital implementation, DSP was used to sample the output voltage and the resonant voltage and implement the PI controller for charge-and voltage-compensator. In addition to Table I , the parameters in the experiments are Q 1 /Q 2 (IPP50R190CE), Q 3 /Q 4 (IPA057N08N3G), SR (TEA1995T), and DSP (TMS320F28335).
Note that the prototype converter was designed to test the operation and functionality of the proposed method, so galvanic isolation is not considered. Thus, the voltage sensing networks R i and R v consist of resistive divider. Fig. 17 (a) and (b) shows the steady state waveform of gate voltage Q 2 , drain-source voltage v ds , and resonant current i r under full-load condition at 300 and 340 V input voltage, respectively. In both cases, gate turned on with ZVS. It is noted that the oscillation of resonant current in Fig. 17(a) was the result of the resonance between the magnetizing inductance L m and the reflected equivalent capacitance parallel with L m [25] . The measured undershoot voltage by controller action, V tr control and peak-to-peak output voltage ripple V tr pp were similar to the calculated one in (26) .
VI. CONCLUSION
The multiloop control method that satisfies the performance, simple implementation, and suitability for digital control was presented with resonant voltage. By mathematically analyzing the small-signal characteristics of resonant capacitor, the usability of resonant voltage for digital charge control was shown. The loop gain and simulation results verify the effectiveness of the proposed method. The operation and performance of the proposed method was verified on 240-W prototype circuit. The experimental results had good agreement with the analyzed results.
